CMP - United Business Media TechOnline
All Articles Products Courses Papers VirtuaLabs Webinars Web
 
LoginRegister
      TechOnline > Learning >  Technical Paper
Technical Papers
Taking Advantage of Advances in FPGA Floating-Point IP Cores

Click to Download
pdf logo
White Paper
633 KB (5 pages)
October 2009
 

Michael Parker
Altera

The choice of FPGA implementation coupled with floating-point tools and IP allows the designer flexibility in a mix of fixed-point data width, floating-point data precision, and performance levels unattainable by a processor-based architecture.

 
Rate this paper
WORSE | BETTER
1 2 3 4 5

submit a paper
Follow Tech Papers

Altera
   

TECH PAPER
1. Electronic Warfare Design With PLDs and High-Speed Transceivers

TECH PAPER
2. Addressing SWaP Challenges in Military Platforms with 65-nm FPGAs and Structured ASICs

TECH PAPER
3. DO-254 Support for FPGA Design Flows

TECH PAPER
4. Selecting the Ideal FPGA Vendor for Military Programs