CMP - United Business Media TechOnline
All Articles Products Courses Papers VirtuaLabs Webinars Web



 
LoginRegister
      TechOnline > Learning >  Technical Paper
Technical Papers
Hardware/Software Validation with a TLM Virtual System Prototype

Click to Download
pdf logo
Mentor Graphics Technical Library
November 29, 2007
 

Alon Wintergreen and Rami Rachamim
Mentor Graphics

Today's consumer electronics applications are not only extremely cost and schedule-sensitive, but are also among the most challenging to create. Starting application software and firmware development against a high-level hardware model can save significant development time and yield better products. There is therefore a pressing need for earlier hardware/software (HW) validation.

A new system design methodology is emerging in response to this need. The approach is based on a scalable transactional level modeling (TLM) concept that describes the hardware in SystemC, and allows software teams to use it as a development platform at the earliest stages of hardware design. This paper describes this new approach to HW verification and the resulting integration of hardware and software development, as well as selecting the appropriate TLM verification methods for your purposes.

Note: By clicking on the above link, this paper will be emailed to your TechOnline log-in address by Mentor Graphics.

 
Rate this paper
WORSE | BETTER
1 2 3 4 5

submit a paper
Follow Tech Papers

Mentor Graphics
   

TECH PAPER
1. The Integrated IP Subsystem: A Converging SoC Solution

TECH PAPER
2. Improving Automotive EE Design with SystemVision

TECH PAPER
3. The Target Platform Methodology for HW/SW Debugging Before Silicon