CMP - United Business Media TechOnline
All Articles Products Courses Papers VirtuaLabs Webinars Web
 
LoginRegister
      TechOnline > Learning >  Technical Paper
Technical Papers
Multi-Operand Radix-2 Signed-Digit Parallel Adder

Click to Download
pdf logo
2000 Online Symposium for Electronics Engineers (OSEE)
86 KB (4 pages)
September 2000
 

Masahiro Sakamoto et al.
Hiroshima City University

This paper describes a novel multi-operand radix-2 signed-digit adder. The novel multi-operand addition algorithm can eliminate carry propagation chains by parting input operands into every two place block. The multi-operand adder with this algorithm can add four operands in parallel and operates much faster than the ordinary SD adder binary tree method. The paper presents a hardware model for the proposed adder, which is implemented by the current-mode MOSFET circuit technology.

 
Rate this paper
WORSE | BETTER
1 2 3 4 5

submit a paper
Follow Tech Papers

Online Symposium for Electronics Engineers (OSEE)
   

TECH PAPER
1. System ACE Configuration Solution for Xilinx FPGAs

TECH PAPER
2. Use Rowley CrossWorks and the MAXQ3120 Evaluation Kit to Create a Light Meter Application

TECH PAPER
3. Get a Grip on Multimedia PMP Demands with the Right Processor Selection

TECH PAPER
4. Interface Products Design Guide