CMP - United Business Media TechOnline
All Articles Products Courses Papers VirtuaLabs Webinars Web



 
LoginRegister
      TechOnline > Electronics Company Directory > Technical Paper
Technical Papers
Top 10 tips to minimize power consumption when designing with FPGAs

Click to Download
pdf logo
Technical Paper
21 KB (8 pages)
April 2009
 

Christian Plante
Actel

With stricter system power limits, specifications and standards that put a cap on the total power consumed, system designers are increasingly challenged. This paper presents the key Dos and Don'ts to help designers manage power budgets with FPGAs.

 
Rate this paper
WORSE | BETTER
1 2 3 4 5

submit a paper
Follow Tech Papers

Actel
   

WEBINAR
1. Achieve greater productivity and ease of use with Targeted Design Platforms enabled by Virtex-6 and Spartan-6 FPGAs

WEBINAR
2. Optimizing Noise in the Sensor Signal Path (Part III)

WEBINAR
3. Designing Programmable Logic Controller 4-20mA and Voltage I/O modules: Techniques and Solutions

WEBINAR
4. Power optimizing tips for Xilinx Virtex-5 FPGA designs