CMP - United Business Media TechOnline
All Articles Products Courses Papers VirtuaLabs Webinars Web
 
LoginRegister
      TechOnline > Electronics Company Directory > Technical Paper
Technical Papers
Reducing the Power Consumption of ARM Cores

Click to Download
pdf logo
ARM IQ Article
2508 KB (3 pages)
September 2008
 

Marc Swinnen
Azuro

To lower the power consumption of an ARM core it is critical to control the clock signal. The available clock power reduction techniques are discussed based on extensive experience with the hard implementation of many different ARM cores. This article points to strengths and weaknesses and formulates some recommendations to avoid common issues with lowpower ARM designs.

Reprinted in its entirety from ARM IQ Vol. 7, No. 3, 2008

 
Rate this paper
WORSE | BETTER
1 2 3 4 5

submit a paper
Follow Tech Papers

ARM
Azuro
   

WEBINAR
1. Power optimizing tips for Xilinx Virtex-5 FPGA designs

TECH PAPER
2. Software Operation of Gigabit Ethernet Media Access Controller on TMS320C645x DSP

TECH PAPER
3. Speedster FPGA Family

WEBINAR
4. HyperTransport Consortium Web Seminar: Introducing Commex Technologies and its Unique HTX-based In-server Content-aware Routing Technology