CMP - United Business Media TechOnline
All Articles Products Courses Papers VirtuaLabs Webinars Web



 
LoginRegister
      TechOnline > Electronics Company Directory > Technical Paper
Technical Papers
Yield Optimization of Power-On Reset Cells and Functional Verification

Click to Download
pdf logo
White Paper
459 KB (6 pages)
May 2006
 

Oliver Eisenberger et al.
austriamicrosystems and MunEDA

Simulation-based yield optimization is becoming an important solution for increasing robustness of analog intellectual property (IP) blocks. This paper describes the yield optimization of a power-on reset cell as part of an analog IP library. Yield analysis of the initial design is performed and sensitivities with respect to process parameters are determined by Monte Carlo simulation.

The results of the yield analysis are used to determine a shift of the PMOS threshold implant dose, enabling a yield enhancement of the initial design. A re-design using simulation-based design centering is performed, resulting in a significant yield increase in consideration of the operating conditions.

 
Rate this paper
WORSE | BETTER
1 2 3 4 5

submit a paper

austriamicrosystems
MunEDA
   

TECH PAPER
1. Single Cell Boost Converter Really Does Extend Battery Life

TECH PAPER
2. Architecture Planning Criteria for a System-in-a-Package Portable Multimedia Platform

TECH PAPER
3. Design of an Energy-Aware System-in-Package for Playing MP3 in Wearable Computing Devices

TECH PAPER
4. Designing Solutions for the Home with the Cortex-A8 Processor