CMP - United Business Media TechOnline
All Articles Products Courses Papers VirtuaLabs Webinars Web
 
LoginRegister
      TechOnline > Electronics Company Directory > Technical Paper
Technical Papers
PCI Express: Address Spaces and Transaction Routing

Click to Download
pdf logo
Chapter 3 of PCI Express System Architecture, published by Addison Wesley Professional
2092 KB (48 pages)
ISBN: 0321156307
Published: September 4, 2003
 

Ravi Budruk, Don Anderson, and Tom Shanley

This chapter describes the general concepts of PCI Express transaction routing and the mechanisms used by a device in deciding whether to accept, forward, or reject a packet arriving at an ingress port. Because Data Link Layer Packets (DLLPs) and Physical Layer ordered set link traffic are never forwarded, the emphasis here is on Transaction Layer Packet (TLP) types and the three routing methods associated with them: address routing, ID routing, and implicit routing. Included is a summary of configuration methods used in PCI Express to set up PCI-compatible plug-and-play addressing within system IO and memory maps, as well as key elements in the PCI Express packet protocol used in making routing decisions.

Reproduced from the book PCI Express System Architecture. Copyright © 2004 Pearson Education, Addison-Wesley Professional. All rights reserved. This chapter is reproduced with permission from Addison-Wesley.

 
Rate this paper
WORSE | BETTER
1 2 3 4 5

submit a paper
Follow Tech Papers

Addison-Wesley Professional
   

ARTICLE
1. Pb-free products require changes in packaging and board manufacturingHigh-Speed Interconnect: PCI Express Enters the Race