datasheets.com EBN.com EDN.com EETimes.com Embedded.com PlanetAnalog.com TechOnline.com  
Events
UBM Tech
UBM Tech
Welcome Guest Log In | Register

Solving the ASIC Prototype Partition Problem with Synopsys ProtoCompiler

Authored on: Jun 25, 2014 by Bob Erickson

Technical Paper / Product Paper

1 1
More InfoLess Info
When developing a multi-FPGA prototype of an ASIC or SOC, you have many decisions to make: how to distribute clocks; where to put the daughter boards with real-world interfaces; which modules should be assigned to each FPGA; where and how many cables connect the FPGAs; and how to squeeze all the signals into those cables. All these decisions need to result in the fastest possible prototype that you can build and debug in the allotted time. And every week the RTL changes, and sometimes it seems that every decision you make forces you to revisit all the decisions that came before. There is a better way.
View
 
1 comment
write a comment

No Avatar

MelvinB527 Posted Jul 9, 2014

This site is not very good. I never got to download the paper: Solving the ASIC Prototype Partition Problem with Synopsys ProtoCompiler. How do I reset my password? mb

reply

Please Login

You will be redirected to the login page

×

Please Login

You will be redirected to the login page

×

Please Login

You will be redirected to the login page