Hierarchical Testbench Configuration Using UVM
More InfoLess Info
Verifying today's complex SoC poses a significant challenge. Use of a robust and reusable testbench that leverages proven methodologies can significantly improve the efficiency of verifying the different configurations of the SoC. This paper focuses on the use of Accellera Systems Initiative's Universal Verification Methodology (UVM) to create a scalable, robust and reusable test environment.
Please disable any pop-up blockers for proper viewing of this paper.