Modeling System Signal Integrity Uncertainty Considerations

This white paper describes signal integrity mechanisms that cause system-level timing uncertainty and how these mechanisms are modeled in the Quartus II TimeQuest Timing Analyzer for timing closure for external memory interface designs. By using the Quartus II development software v.9.1 and later to achieve timing closure for external memory interfaces, a designer does not need to allocate a separate SI timing budget to account for simultaneous switching output, simultaneous switching input, intersymbol interference, and board-level crosstalk for Altera flip-chip device families such as Stratix IV and Arria II FPGAs for typical user implementation of external memory interfaces following good board design practices.