Projected Internet traffic will approach 1 Zettabyte (1 trillion Gigabytes) per year. To support this amazing trend, the next generations of networking equipment must offer new levels of packet forwarding rates and bandwidth density. This in turn will necessitate new generations of packet processors and the memory subsystems to support these increased demands.
Excellent analysis with real world examples from Cisco and Juniper. It looks to me like this memory architecture is also a 'shot in the arm' for DSP and High-Performance computing (FPGAs and Memories used for matrix operations in financial, molecular modeling, etc applications) systems as well. Maybe video too? Any other thoughts on these possibilities?
MoSys is a provider of networking memory solutions and high-speed, multi-protocol serial interface intellectual property (SerDes IP). MoSys' Bandwidth Engine ICs combine the company's patented 1T-SRAM... Read More
Technical Paper
0
1
Download to Print
Add to bookmarks
1 comment
write a commentDr DSP Posted Jul 20, 2010
Excellent analysis with real world examples from Cisco and Juniper. It looks to me like this memory architecture is also a 'shot in the arm' for DSP and High-Performance computing (FPGAs and Memories used for matrix operations in financial, molecular modeling, etc applications) systems as well. Maybe video too? Any other thoughts on these possibilities?
reply