Using OCP and Coherence Extensions to Support System—Level Cache Coherence
Open Core Protocol (OCP) is a common standard for Intellectual Property (IP)core interfaces. OCP facilitates IP core plug-and-play and simplifies reuse by decoupling the cores from the on-chip interconnection network and from one another. Enabling hardware cache coherence support at OCP cores requires the OCP interface to generate and receive additional coherence messages in order to invalidate cache lines cached at the core side or transfer cache lines and their ownerships between OCP cores. In this article the concept of OCP coherence extensions is proposed. Moreover, a possible OCP-based coherence design utilizing the proposed OCP coherence extensions to support system-level cache coherence is also demonstrated.
Toshiba America
Toshiba electronic components are the heartbeat within market-leading designs. Working closely with design engineers to define the ever-changing need for innovation, Toshiba delivers value-added... Read More
view more from Toshiba America
MIPS Technologies
MIPS Technologies (NASDAQ: MIPS) is the world's second-largest semiconductor design IP company and the number one analog IP company worldwide. With more than 250 customers around the globe, MIPS... Read More
view more from MIPS Technologies
Sonics
Sonics is a provider of network-on-chip (NoC) technology and offers SoC designers a portfolio of on-chip communications solutions. Sonics products optimize memory access, manage on-chip network... Read More

0 comments
write a comment