This paper explains why designers must devote more attention to such parasitic effects as capacitance and resistance as process size shrinks. It describes the shortcomings of current approaches to dealing with these effects. Finally, it introduces the characteristics of today's parasitic extraction tools, which enable designers to model parasitic effects and address them while still in the layout phase.
Tanner Research provides innovative electronic design automation
software solutions. To streamline the design process, the company
also provides training and consulting services for its... Read More
Tanner
EDA
provides a complete line of software
solutions that drive innovation for the design, layout and
verification of analog and mixed-signal (A/MS) integrated circuits (ICs)... Read More
Technical Paper
0
0
Download to Print
Add to bookmarks
0 comments
write a comment