datasheets.com EBN.com EDN.com EETimes.com Embedded.com PlanetAnalog.com TechOnline.com  
Events
UBM Tech
UBM Tech
Welcome Guest Log In | Register

PathFinder for Comprehensive ESD Verification and Sign-off

Posted on: Sep 23, 2013 | Duration: 20 minutes
Course | 67 views
0 0
More Info +- Less Info

PathFinder's systematic IP and full-chip ESD integrity sign-off solution provides integrated modeling, extraction, and simulation capabilities enabling automated and exhaustive analysis of the entire IC. This webinar will demonstrate how to use PathFinder from early prototyping to sign-off for identifying vulnerable areas of the design, meeting ESD guidelines, and improving product yield.

View

Please disable any pop-up blockers for proper viewing of this course.

0 comments
write a comment

Please Login

You will be redirected to the login page

×

Please Login

You will be redirected to the login page

×

Please Login

You will be redirected to the login page